This can be a Specific form of read through cycle implicitly dealt with to your interrupt controller, which returns an interrupt vector. The 32-little bit tackle field is ignored. Just one attainable implementation would be to deliver an interrupt admit cycle on an ISA bus using a PCI/ISA bus bridge. https://nathanlabsadvisory.com/pci-pin-service/